Xilinx Announces Integration of 56G PAM4 Transceiver Technology into its Virtex UltraScale+ FPGAs
SAN JOSE, Calif., May 17, 2017 /PRNewswire/ -- Xilinx, Inc. (XLNX) today announced integration of 56G PAM4 transceiver technology into its industry-leading Virtex® UltraScale+™ FPGAs. Built upon proven 16nm FinFET+ FPGA fabric, these devices will expand the Virtex product line to drive the next wave of Ethernet deployment and provide seamless migration of existing systems to next-gen backplane, optics, and high performance interconnects.
Targeted for wired communications, data centers, and wireless backhaul applications, the integrated devices enable customers to double bandwidth on existing infrastructure by breaking through the physical limitations of data transmission at 56G+ line rates.
"Xilinx is leading the charge on transceiver technology with the infusion of 56G PAM4 into our 16nm FPGAs," said , vice president, SerDes Technology Group at Xilinx. "These new devices are built upon a proven FPGA foundation and are in alignment with the vast ecosystem of optics, ASICs, and backplanes soon to be deployed."
Today's announcement signals another milestone for Xilinx transceiver leadership after the company was first to demonstrate 56G PAM4 transceiver technology on a 16nm programmable device in 2016. View the Xilinx 56G PAM4 technology demo and contact your local sales representative for more information.
Xilinx is the leading provider of All Programmable semiconductor products, including FPGAs, SoCs, MPSoCs, RFSoCs, and 3D ICs. Xilinx uniquely enables applications that are both software defined and hardware optimized – powering industry advancements in Cloud Computing, 5G Wireless, Embedded Vision, and Industrial IoT. For more information, visit www.xilinx.com.
© Copyright 2017 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.
To view the original version on PR Newswire, visit:http://www.prnewswire.com/news-releases/xilinx-announces-integration-of-56g-pam4-transceiver-technology-into-its-virtex-ultrascale-fpgas-300458956.html
SOURCE Xilinx, Inc.
[ Back To Multi-Gigabit Ethernet's Homepage ]